

FIG. 1
PRIOR ART




FIG. 2




FIG. 3





FIG. 4




[illegible]

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10A




FIG. 10B




FIG. 11

EXAMPLE MEMORY MAP FOR DSP/CPU INTEGRATED CHIP

0x0000000	X-MEMORY (DATA PROGRAM) 64kB	} INTERNAL MEMORY
0x0010000	Y-MEMORY (DATA PROGRAM) 64kB	
0x0020000	RESERVED 16MB - 128kB	
0x1000000	EXTERNAL CS1 16MB (STANDARD, ROM, EPROM, FLASH, SRAM)	
0x2000000	EXTERNAL CS1 16MB (BURST ROM)	
0x3000000	EXTERNAL CS1 16MB (DRAM, PSEUDO SRAM)	
0x4000000	RESERVED 16MB x 5	
0x9000000	ON-CHIP PERIPHERALS 512B	
0x9000200	RESERVED 48MB	
0xC000000	RESERVED FOR USER LOGIC 64MB	
0xFFFFFFFF		

FIG. 12A




FIG. 12B




FIG. 12C




FIG. 13A




FIG. 13B




FIG. 14




FIG. 15A




FIG. 15B




FIG. 16




FIG. 17A




FIG. 17B




FIG. 18




FIG. 19




FIG. 20A





FIG. 20B



OVERHEAD

FIG. 21




FIG. 22




FIG. 23

```

short XARRAY[4]={1,2,3,4};
short YARRAY[4]={1,1,1,1};
short ZARRAY[2];

main(){
    short *x_pntr, *y_pntr1, *y_pntr2;

    x_pntr=XARRAY;    /*INITIALING x_pntr*/
    y_pntr1=YARRAY;   /*INITIALING y_pntr1*/
    y_pntr=ZARRAY;     /*INITIALING y_pntr2*/

    /*CALL MULTIPLY AND ACCUMULATE ROUTINE*/
    mac_sss(4, x_pntr, y_pntr1, y_pntr2);
}

```




FIG. 24

